System-Level Design Methodologies for Networked Multiprocessor Systems-on-Chip

نویسنده

  • Kashif Virk
چکیده

models of various processing elements and simulating the whole system to check if the tasks meet their local and/or end-to-end deadlines under precedence and resource constraints. This work has also formed the basis for other system-level modeling-related research activities such as networks-on-chip and reconfigurable computing platforms. Chapter 6 describes a further extension of our earlier work on SystemC-based multiprocessor system-on-chip modeling framework which can provide the wireless sensor network designers a system-level abstraction of the sensor network for system-level design-space exploration to meet the requirements mentioned above. Though our aim has been to develop a general sensor network modeling environment, we have actually been driven by a real-life sensor network application − the Hogthrob project which, as described above, is concerned with the development of a wireless sensor network infrastructure for sow monitoring. In our SystemC-based modeling framework, a sensor network model is designed following the principle of composition. We model a sensor network at two levels: the sensor network level and the sensor node level. At the sensor node level, a sensor node platform model is split into two sections: the software section for functional simultion of the sensor node platform and the hardware section to enable estimation of the energy consumption of the sensor node platform. The software section of the sensor node platform model consists of the application model, comprising a set of task models and the RTOS model, composed of a set of RTOS services. At the sensor network level, a sensor node platform model is embedded in an environment model that models the environmental phenomena to be sensed by the sensor network application. To bridge the abstraction gap between the system-level abstract sensor network model (mentioned above) and the implementation-level, cycle-accurate sensor node model (mentioned later), we have introduced an intermediate-level bridging model based on transaction-level modeling concepts that attempts to connect the top-level and the bottom-level models in a consistent manner. This model is described in Chapter 6. 1.2 An Outline of the Thesis 23 1.2.3 Wireless Sensor Node Design & Test and Cycle-

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

MOCDEX: Multiprocessor on Chip Multiobjective Design Space Exploration with Direct Execution

Fully integrated system level design space exploration methodologies are essential to guarantee efficiency of future large scale system on programmable chip. Each design step in the design flow from system architecture to place and route represents an optimization problem. So far, different tools (computer architecture, design automation) are used to address each problem separately with at best...

متن کامل

Using the UML Profile for MARTE to MPSoC Co-Design

The increasing amount of hardware resources in next generation MultiProcessor Systems-on-Chip (MPSoC) calls for efficient design methodologies and tools to reduce their development complexity. This paper presents a candidate MPSoC design environment Gaspard2, which uses the MARTE (Modeling and Analysis of Real-Time and Embedded systems) standard profile for high-level system specification. Gasp...

متن کامل

Design of Observer-based H∞ Controller for Robust Stabilization of Networked Systems Using Switched Lyapunov Functions

In this paper, H∞ controller is synthesized for networked systems subject to random transmission delays with known upper bound and different occurrence probabilities in the both of feedback (sensor to controller) and forward (controller to actuator) channels. A remote observer is employed to improve the performance of the system by computing non-delayed estimates of the sates. The closed-loop s...

متن کامل

Methodologies and Systems for Heterogeneous Concurrent Computing

Heterogeneous concurrent computing is gaining increasing acceptance as an alternative or complementary paradigm to multiprocessor-based parallel processing as well as to conventional supercomputing. While algorithmic and programming aspects of heterogeneous concurrent computing are similar to their parallel processing counterparts, system issues, partitioning and scheduling, and performance asp...

متن کامل

Design of Real Time Multiprocessor System on Chip

Actually, multiprocessor architecture is one of the solutions to fulfill the heavy computational requirements of the new applications running on embedded systems such multimedia and 3D games. The design of such systems pose various problems located at different level: architecture topology, lack of multiprocessor RTOS. Hence, we suggest in this paper a new topology of multiprocessor architectur...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008